REMARKS

I. Status of Claims

Claims 1-11 are currently pending. Claims 1 and 3 are amended. Claim 2 is cancelled. The Advisory Action stated that Claims 12-14 were not entered. Claims 15-17 are added. Therefore, upon entry of this Amendment, Claims 1, 3-11, and 15-17 will be pending and under consideration for allowance. No new matter has been added by any of the claim amendments.

II. Claim Rejections Under 35 U.S.C. § 102

Claims 1-3 and 6-11 are rejected under 35 U.S.C. §102(b) as being anticipated by U.S. Patent No. 5,469,081 to <u>Horita et al.</u> (hereinafter, <u>Horita</u>). Applicant respectfully traverses the rejection and submits that the claims are allowable over the cited art for the following reasons.

Upon careful consideration and review of <u>Horita</u>, applicant respectfully submits that <u>Horita</u> does not disclose each and every element of the presently claimed invention and therefore does not anticipate the presently claimed invention. For example, Claim 1 recites a circuit for generating a single asynchronous signal pulse at an output of an integrated circuit when a first and second control pulse is applied. Claim 1 also recites a single resistor being externally coupled with the output terminal of the integrated circuit and being of a pull-up or pull-down type, wherein the type of the resistor determines, by application of a first control pulse on the control terminal of the second transistor and then a second control pulse on the control terminal of the first transistor, whether a single positive or a single negative control pulse is applied on the output terminal. Therefore, the application of an externally-coupled, pull-up or pull-down resistor determines whether the single pulse is a single negative or a single positive control pulse. This feature is advantageous because the negative or positive control pulse is provided at the output without special settings, such as circuit programming.

In contrast, <u>Horita</u> achieves the objective of providing an interconnection circuit for realizing fast signal transfers between semiconductor circuits. <u>Horita</u>, column 1, line 65, to column 2, line 9. In order to achieve this objective, the interconnection circuit of <u>Horita</u> provides for transferring a logic signal of a given level from one circuit to another circuit through a signal path therebetween. Horita, column 2, lines 2-9.

The interconnection circuit includes a terminal resistor R to adjust the impedance of the signal path 13 to a predetermined value. Horita, column 6, lines 43-47, and Figure 2 of the Drawings. Therefore, the function of the terminal resistor R of Horita is adjusting the voltage level at output terminal OP1. For example, when a low level L is applied on signal line LG, the voltage level at output terminal OP1 equals voltage Vd minus the threshold voltage of transistor MP2 above the ground level, multiplied by the ratio of the resistance of the terminal resistor R to the sum of R and the ONstate resistor of transistor MP2. Horita, column 7, lines 28-33. Horita does not disclose a resistor coupled with the output of the integrated circuit and being of a pullup or pull-down type, wherein the type of resistor determines whether a single positive or a single negative control pulse is applied on the output terminal. Rather, in the circuit disclosed by Horita, the generation of a negative or positive output from transistors MP1 and MP2 is determined by the output logic signal LG of CMOS circuit 11, not the terminal resistor R. Horita, column 7, lines 10-16 and 34-36. Therefore, applicant submits that Horita does not disclose each and every element of the present invention and that the rejection of Claim 1 under 35 U.S.C. §102(b) should be withdrawn.

Furthermore, Claim 1 recites application of a first control pulse on the control terminal of the second transistor and then a second control pulse on the control terminal of the first transistor, wherein a waiting time is provided between the first control pulse and the second control pulse such that the two pulses do not overlap in time. Applicant respectfully submits that <u>Horita</u> does not disclose application of a first control pulse on the control terminal of the second transistor and then a second control pulse on the control terminal of the first transistor, wherein a waiting time is provided between the first control pulse and the second control pulse such that the two pulses do not overlap in time.

Referring to FIG. 2, for example, <u>Horita</u> teaches that CMOS circuit 11 can apply either a low level L or high level H to inverter IN1, IN2, and IN3 for causing transistor MP1 to be turned OFF and transistor MP2 to be turned ON or vice versa, respectively. <u>Horita</u>, column 7, lines 5-9 and 18-22. <u>Horita</u> does not disclose applying a first control pulse on the control terminal of the second transistor and then a second

1

control pulse on the control terminal of the first transistor, wherein a waiting time is provided between the first control pulse and the second control pulse such that the first and second pulses do not overlap in time. In fact, in Horita there is only a single control signal "LG" which is applied nearly simultaneously, and thus overlapping in time, to the control terminals of the two transistors MP1 and MP2. The difference in the time that the control signal reaches transistors MP1 and MP2 only results from the signal propagation delay caused by inverters IN1, IN2, and IN3. However, this delay caused by the signal propagation is not controllable in a way that the respective control terminals are being driven by a control signal being applied one after the other. Therefore, applicant submits that Horita does not disclose each and every element of the present invention and that the rejection of Claim 1 under 35 U.S.C. §102(b) should be withdrawn because Horita does not disclose applying a first control pulse on the control terminal of the second transistor and then a second control pulse on the control terminal of the first transistor, wherein a waiting time is provided between the first control pulse and the second control pulse such that the first and second pulses do not overlap in time.

Additionally, Claim 1 has been amended to recite an integrated circuit comprising control terminals being independently controlled by different control pulses between a first and second potential. Applicant respectfully submits that Horita does not teach an integrated circuit comprising control terminals being independently controlled by different control pulses between a first and second potential. Referring to FIG. 2 of Horita, for example, the inputs to inverters IN1 and IN2 are connected to a single signal, signal LG, output from CMOS circuit 11. The outputs of inverters IN1 and IN2 are connected to the inputs of transistors MP1 and MP2. Horita, Figure 2 of the Drawings. Inverters IN1 and IN2 cannot be used to provide a control pulse to independently control the control terminals (i.e., the inputs) of transistors MP1 and MP2 because the same signal LG must be input to inverters IN1 and IN2. Because transistors MP1 and MP2 are connected to the output of inverters IN1 and IN2, it therefore follows that transistors MP1 and MP2 are controlled solely by the same signal LG input into inverters IN1 and IN2. Therefore, transistors MP1 and MP2 are not independently controllable. Thus, applicant

respectfully submits that <u>Horita</u> does not disclose an integrated circuit comprising control terminals being independently controlled by different control pulses between a first and second potential. Therefore, applicant further urges that <u>Horita</u> does not disclose each and every element of the present invention and that the rejection of Claim 1 under 35 U.S.C. §102(b) should be withdrawn.

Claim 2 has been canceled. Claim 3 depends from Claim 1. Therefore, Claim 3 includes the limitations of Claim 1. Thus, the comments presented above relating to amended Claim 1 apply equally to Claim 3. Furthermore, Claims 6 and 9 include limitations similar to those discussed above with regard to Claim 1. Claims 7 and 8 depend from Claim 6, and Claims 10 and 11 depend from Claim 9. Thus, the comments presented above relating to Claim 1 apply equally to Claims 6-11.

For the reasons provided above, applicant submits that <u>Horita</u> does not disclose each and every element of Claims 1, 3, and 6-11. Therefore, applicant respectfully submits that the rejection of Claims 1, 3, and 6-11 under 35 U.S.C. §102(b) should be withdrawn.

III. Claim Rejections Under 35 U.S.C. § 103

Claims 4 and 5 stand rejected under 35 U.S.C. § 103(a) as unpatentable over Horita in view of U.S. Patent No. 6,160,417 to <u>Taguchi</u> (hereinafter, <u>Taguchi</u>). This rejection is also respectfully traversed.

Regarding Claim 4, the Examiner states that <u>Horita</u> teaches all the claimed features of Claim 4 except that the first transistor is a P-channel MOS transistor and the second transistor is a N-channel MOS transistor. <u>Official Action</u>, page 4. The Examiner contends that <u>Taguchi</u> teaches the limitations not taught by <u>Horita</u> and that it would have been obvious to one of ordinary skill in the art to combine the teachings of <u>Taguchi</u> and <u>Horita</u> to arrive at the claimed invention. <u>Official Action</u>, page 4.

Regarding Claim 5, the Examiner states: "<u>Taguchi</u> further teaches in Fig. 3, the circuit as claimed in claim 4, wherein the first transistor (13) and the second transistor (14) form a CMOS inverter (12) with independent control gate connections (separate gate electrodes)". <u>Official Action</u>, page 5. Further, the Examiner contends

1

that it would have been obvious to one of ordinary skill in the art to combine the teachings of <u>Taguchi</u> and <u>Horita</u> to arrive at Claim 5.

Claims 4 and 5 depend from Claim 1. As stated above, Claim 1 recites a circuit for generating a single asynchronous signal pulse at an output of an integrated circuit, including the following: (1) an integrated circuit comprising a push-pull driving circuit having a first and second transistor including control terminals being independently controlled by different control pulses between a first and second supply potential, and a centre tap connected with an output terminal of the integrated circuit; and (2) a single resistor being externally coupled with the output terminal of the integrated circuit and being of a pull-up or pull-down type, wherein the type of the resistor determines, by application of a first control pulse on the control terminal of the second transistor and then a second control pulse on the control terminal of the first transistor, whether a single positive or a single negative control pulse being asynchronous to the applied control pulse and of the same duration is applied on the output terminal, wherein a waiting time is provided between the first control pulse and the second control pulse such that the two pulses do not overlap. Summarily, neither Horita nor Taguchi, alone or in combination, discloses or suggests these limitations of Claim 1. Therefore, the combination proposed by the Examiner does not offer a reasonable chance of success in combining the cited references.

As stated above, <u>Horita</u> does not disclose the above limitations of amended Claim 1. <u>Taguchi</u> fails to overcome the significant shortcomings of <u>Horita</u>. <u>Taguchi</u> is directed to a system for transmitting a small-amplitude signal between a microprocessor 5 and a SDRAM 20 via a bus line 15. <u>Taguchi</u>, column 1, lines 44-48. The system includes a push-pull-type output circuit 12 having a p-channel MOS transistor 13 functioning as a pull-up element and an n-channel MOS transistor 14 functioning as a push-down element. <u>Taguchi</u>, column 1, line 66, to column 2, line 2. As shown in Figure 3, transistors 13 and 14 are coupled in series between a line 26, which supplies VCC power, and a line 27, which supplies VSS power. <u>Taguchi</u>, column 2, lines 41-44. Microprocessor 5 includes an output terminal 6 connected to the coupling node of transistors 13 and 14 for connection to bus line 15. <u>Taguchi</u>, Figure 3. Microprocessor 5 can transmit a low signal to SDRAM 20 by turning

transistor 13 off and transistor 14 on. <u>Taguchi</u>, column 2, lines 22-27. Further, microprocessor 5 can transmit a high signal to SDRAM 20 by turning transistor 13 on and transistor 14 off. <u>Taguchi</u>, column 2, lines 27-29. <u>Summarily, the system of Taguchi can transmit either a high or low signal on bus line 15 depending on the signal input into transistors 13 and 14.</u>

In contrast, the present invention, as claimed in amended Claim 1, applies only a single pulse on the output terminal in response to receiving both a positive and negative input pulse. The single input pulse is positive or negative depending on whether a single resistor, connected the output terminal, is of a pull-up or pull-down type. Thus, the output and input signals for the Taguchi system and the circuit of the presently claimed invention differ completely with regard to input and output. Therefore, applicant respectfully submits that Taguchi does not teach or suggest each and every limitation of the presently claimed invention and, thus, cannot anticipate the presently claimed invention. Additionally, Taguchi offers no suggestion to modify the system disclosed therein to arrive at the presently claimed invention and, consequently, the combination proposed by the Examiner does not offer a reasonable chance of success in combining the cited references.

Moreover, the resistors of the presently claimed invention provide an entirely different function than the resistors of the <u>Taguchi</u> system. Regarding <u>Taguchi</u>, the disclosed system includes termination resistors 28, 29, 30, and 31. <u>Taguchi</u>, column 2, lines 45-50. <u>Taguchi</u> discloses that resistors 28, 29, 30, and 31 are set approximately equal to 50 or 100 ohms. <u>Taguchi</u>, column 2, lines 46, 47, and 51-54. Resistors 28 and 29 and resistors 30 and 31 are connected in series across supply voltages VCC and VSS. Resistors 28, 29, 30, and 31 appear to perform the function of stabilizing the signal differences between lines 15, 26, and 27. <u>In contrast, the single resistor recited in Claim 1 of the present application can be selected to be either a pull-up or pull-down type for determining whether a single positive or a single negative control pulse is applied on the output terminal. The single positive or single negative control pulse is applied on the output terminal in response to the application of a first control pulse on the control terminal of the second transistor and then a second control pulse on the control terminal of the first transistor. Thus, <u>Taguchi</u></u>

ij

:::

1;

1

does not teach each and every limitation of the presently claimed invention and, thus, cannot anticipate the presently claimed invention. For these reasons, it is respectfully submitted that the rejection of amended independent Claim 1 and dependent Claims 4 and 5 should now be withdrawn. Additionally, <u>Taquchi</u> offers no suggestion to modify the system disclosed therein to arrive at the presently claimed invention and, consequently, the combination proposed by the Examiner does not offer a reasonable chance of success in combining the cited references.

As stated above, Claims 4 and 5 depend from claim 1. Therefore, the comments presented above relating to Claim 1 apply equally to Claims 4 and 5.

Applicant respectfully submits that the teachings of <u>Horita</u> and <u>Taguchi</u> cannot be combined to either teach or suggest each and every element of the present invention. Therefore, Claims 4 and 5 are believed to be patentably distinguished over the cited references. Applicant respectfully requests that the rejections of Claims 4 and 5 under 35 U.S.C. §103(a) be withdrawn and the claims allowed at this time.

IV. New Claims

Claims 15-17 have been added. Claims 15-17 depend from Claims 1, 6, and 9. No new matter has been added by any of the new claims. Support for new claims 15-17 can be found, for example, at page 4, lines 9-15 of the present application. Applicant respectfully requests notification of the allowance of new Claims 15-17 since Claims 15-17 depend from Claims 1, 6, and 9 which are believed to be allowable for the reasons set forth above.

CONCLUSION

In light of the above amendments and remarks, it is respectfully submitted that the present application is now in proper condition for allowance, and such action is earnestly solicited.

If any small matter should remain outstanding after the Patent Examiner has had an opportunity to review the above Remarks, the Patent Examiner is respectfully

requested to telephone the undersigned patent attorney in order to resolve these matters and avoid the issuance of another Official Action.

DEPOSIT ACCOUNT

The Commissioner is hereby authorized to charge any fees associated with the filing of this correspondence to Deposit Account Number <u>50-0426</u>.

Respectfully submitted,

JENKINS, WILSON & TAYLOR, P.A.

Date: August 25, 2003

Ву:

Richard E. Jenkins(

Reg. No.: 28,428

Customer No.: 25297

1406/36

REJ/BJO/sed